

# MIPS Reference Data



NAME, MNEMONIC	FOR- MAT	OPERATION (in Verilog)	OPCODE (Hex)
Branch On FP True	bcft	if(FPcond)PC=PC+4+BranchAddr	(4) 11/8/1-
Branch On FP False	bcif	if(!FPcond)PC=PC+4+BranchAddr	(4) 11/8/0-
Divide	div	Lo←R[rs]R[rt]; Hi←R[rs]R[rt]	(6) 0/-/-/1a
Divide Unsigned	divu	Lo←R[rs]R[rt]; Hi←R[rs]R[rt]	(6) 0/-/-/1b
FP Add Single	add.s	F[rd]=F[rs]+F[rt]	11/10/-0
FP Add Double	add.d	F[rd],F[rd+1]=F[rs],F[rs+1]+F[rt],F[rt+1]	11/11/-0
FP Compare Single	cx.s*	FPcond=(F[rs]op F[rt]) ? 1 : 0	11/10/-y
FP Compare Double	cx.d*	FPcond=(F[rs],F[rs+1] op F[rt],F[rt+1]) ? 1 : 0	11/11/-y
FP Divide Single	div.s	F[rd]=F[rs]/F[rt]	11/10/-3
FP Divide Double	div.d	F[rd],F[rd+1]=F[rs],F[rs+1]/F[rt],F[rt+1]	11/11/-3
FP Multiply Single	mult.s	F[rd]=F[rs]*F[rt]	11/10/-2
FP Multiply Double	mult.d	F[rd],F[rd+1]=F[rs],F[rs+1]*F[rt],F[rt+1]	11/11/-2
FP Subtract Single	sub.s	F[rd]=F[rs]-F[rt]	11/10/-1
FP Subtract Double	sub.d	F[rd],F[rd+1]=F[rs],F[rs+1]-F[rt],F[rt+1]	11/11/-1
Load FP Single	lwc1	F[rt]=M[R[rs]+SignExtImm]	(2) 31/-/-/-
Load FP Double	lwc2	F[rt+1]=M[R[rs]+SignExtImm+4]	(2) 35/-/-/-
Move From Hi	mfmhi	R[rd]=Hi	0/-/-/10
Move From Lo	mfmlo	R[rd]=Lo	0/-/-/12
Move From Control	mfc0	R[rd]=CR[rs]	10/0/-0
Multiply	mult	(Hi,Lo)=R[rs]*R[rt]	0/-/-/18
Multiply Unsigned	multu	(Hi,Lo)=R[rs]*R[rt]	(6) 0/-/-/19
Shift Right Arith.	sra	R[rd]=R[rt]>>shamt	0/-/-/3
Store FP Single	swc1	M[R[rs]+SignExtImm]=F[rt]	(2) 39/-/-/-
Store FP Double	swc2	M[R[rs]+SignExtImm+4]=F[rt+1]	(2) 3d/-/-/-


## ARITHMETIC CORE INSTRUCTION SET

## OPCODE

NAME, MNEMONIC	FOR- MAT	OPERATION	OPCODE (Hex)
Branch On Equal	beq	if(R[rs]==R[rt]) PC=PC+4+BranchAddr	(4) 4 <sub>hex</sub>
Branch On Not Equal	bne	if(R[rs]!=R[rt]) PC=PC+4+BranchAddr	(4) 5 <sub>hex</sub>
Jump	j	PC=JumpAddr	(5) 7 <sub>hex</sub>
Jump And Link	jal	R[31]=PC+8;PC=JumpAddr	(5) 3 <sub>hex</sub>
Jump Register	jr	PC=R[rs]	0/08 <sub>hex</sub>
Load Byte Unsigned	lbu	R[rt]=[24'b0,M[R[rs]]	(2) 24 <sub>hex</sub>
Load Halfword Unsigned	lhu	R[rt]=[16'b0,M[R[rs]]	(2) 25 <sub>hex</sub>
Load Linked	ll	R[rt]=M[R[rs]+SignExtImm]	(2,7) 30 <sub>hex</sub>
Load Upper Imm.	lui	R[rt]=(imm,16'b0)	5 <sub>hex</sub>
Load Word	lw	R[rt]=M[R[rs]+SignExtImm]	(2) 23 <sub>hex</sub>
Nor	nor	R[rd]=~(R[rs] R[rt])	0/27 <sub>hex</sub>
Or	or	R[rd]=R[rs] R[rt]	0/25 <sub>hex</sub>
Or Immediate	ori	R[rt]=R[rs] ZeroExtImm	(3) 4 <sub>hex</sub>
Set Less Than	slt	R[rd]=(R[rs]<R[rt]) ? 1 : 0	0/24 <sub>hex</sub>
Set Less Than Imm.	slti	R[rt]=(R[rs]<SignExtImm)? 1 : 0	(2) 4 <sub>hex</sub>
Set Less Than Imm. Unsigned	sltiu	R[rt]=(R[rs]<SignExtImm) ? 1 : 0	(2,6) b <sub>hex</sub>
Set Less Than Unsig.	sltu	R[rd]=(R[rs]<R[rt]) ? 1 : 0	(6) 0/2b <sub>hex</sub>
Shift Left Logical	sll	R[rd]=R[rt]<<shamt	0/00 <sub>hex</sub>
Shift Right Logical	srl	R[rd]=R[rt]>>shamt	0/02 <sub>hex</sub>
Store Byte	sb	M[R[rs]+SignExtImm]=R[rt]	(2) 28 <sub>hex</sub>
Store Conditional	sc	M[R[rs]+SignExtImm]=R[rt]; R[rt]=(atomic) ? 1 : 0	(2,7) 36 <sub>hex</sub>
Store Halfword	sh	M[R[rs]+SignExtImm]=R[rt]	(2) 29 <sub>hex</sub>
Store Word	sw	M[R[rs]+SignExtImm]=R[rt]	(2) 2b <sub>hex</sub>
Subtract	sub	R[rd]=R[rs]-R[rt]	(1) 0/2a <sub>hex</sub>
Subtract Unsigned	subu	R[rd]=R[rs]-R[rt]	0/23 <sub>hex</sub>


- (1) May cause overflow exception
- (2) SignExtImm = 16(immediate[15], immediate)
- (3) ZeroExtImm = 16(15'0, immediate)
- (4) BranchAddr = 14(immediate[15], immediate, 2'b0)
- (5) JumpAddr = 14(PC+4[31:28], address, 2'b0)
- (6) Operands considered unsigned numbers (vs. 2's comp.)
- (7) Atomic test/sets pair; R[rt] = 1 if pair atomic, 0 if not atomic

## BASIC INSTRUCTION FORMATS



Copyright 2009 by Elsevier, Inc. All rights reserved. From Patterson and Hennessy, Computer Organization and Design, 4th ed.

## FLOATING-POINT INSTRUCTION FORMATS



## PSEUDOINSTRUCTION SET

NAME	MNEMONIC	OPERATION
Branch Less Than	blt	if(R[rs]<R[rt]) PC = Label
Branch Greater Than	bgt	if(R[rs]>R[rt]) PC = Label
Branch Less Than or Equal	bltle	if(R[rs]<=R[rt]) PC = Label
Branch Greater Than or Equal	bgtge	if(R[rs]>=R[rt]) PC = Label
Load Immediate	li	R[rd] = immediate
Move	move	R[rd] = R[rs]

## REGISTER NAME, NUMBER, USE, CALL CONVENTION

NAME	NUMBER	USE	PRESERVED ACROSS A CALL?
\$zero	0	The Constant Value 0	N/A
\$at	1	Assembler Temporary	No
\$v0-\$v1	2-3	Values for function Results and Expression Evaluation	No
\$a0-\$a3	4-7	Arguments	No
\$t0-\$t7	8-15	Temporaries	No
\$s0-\$s7	16-23	Saved Temporaries	Yes
\$t8-\$t9	24-25	Temporaries	No
\$k0-\$k1	26-27	Reserved for OS Kernel	No
\$gp	28	Global Pointer	Yes
\$sp	29	Stack Pointer	Yes
\$fp	30	Frame Pointer	Yes
\$ra	31	Return Address	Yes

## OPCODES, BASE CONVERSION, ASCII SYMBOLS

MIPS opcode (31:26)	MIPS func (5:0)	Binary	Decimal	Hexa-dec	Char-act	ASCII
01	00	000000	0	0	NUL	64 40 @
00	0001	1	1	SOH	65 41 A	
00	0010	2	2	STX	66 42 B	
00	0011	3	3	ETX	67 43 C	
00	0100	4	4	EOT	68 44 D	
00	0101	5	5	ENQ	69 45 E	
00	0110	6	6	ACK	70 46 F	
00	0111	7	7	BEL	71 47 G	
00	1000	8	8	BS	72 48 H	
00	1001	9	9	HT	73 49 I	
00	1010	10	a	LF	74 4a J	
00	1011	11	b	VT	75 4b K	
00	1100	12	c	FF	76 4c L	
00	1101	13	d	CR	77 4d M	
00	1110	14	e	SO	78 4e N	
00	1111	15	f	SI	79 4f O	
01	0000	16	10	DLE	80 50 P	
01	0001	17	11	DC1	81 51 Q	
01	0010	18	12	DC2	82 52 R	
01	0011	19	13	DC3	83 53 S	
01	0100	20	14	DC4	84 54 T	
01	0101	21	15	NAK	85 55 U	
01	0110	22	16	SYN	86 56 V	
01	0111	23	17	ETB	87 57 W	
01	1000	24	18	CAN	88 58 X	
01	1001	25	19	EM	89 59 Y	
01	1010	26	1a	SUB	90 5a Z	
01	1011	27	1b	ESC	91 5b [	
01	1100	28	1c	FS	92 5c \	
01	1101	29	1d	GS	93 5d ]	
01	1110	30	1e	RS	94 5e ^	
01	1111	31	1f	US	95 5f _	
10	0000	32	20	Space	96 60 `	
10	0001	33	21	!	97 61 a	
10	0010	34	22	"	98 62 b	
10	0011	35	23	#	99 63 c	
10	0100	36	24	\$	100 64 d	
10	0101	37	25	%	101 65 e	
10	0110	38	26	&	102 66 f	
10	0111	39	27	'	103 67 g	
10	1000	40	28	(	104 68 h	
10	1001	41	29	)	105 69 i	
10	1010	42	2a	*	106 6a j	
10	1011	43	2b	+	107 6b k	
10	1100	44	2c	,	108 6c l	
10	1101	45	2d	-	109 6d m	
10	1110	46	2e	.	110 6e n	
10	1111	47	2f	/	111 6f o	
11	0000	48	30	:	112 70 p	
11	0001	49	31	;	113 71 q	
11	0010	50	32	=	114 72 r	
11	0011	51	33	>	115 73 s	
11	0100	52	34	@	116 74 t	
11	0101	53	35	A	117 75 u	
11	0110	54	36	B	118 76 v	
11	0111	55	37	C	119 77 w	
11	1000	56	38	D	120 78 x	
11	1001	57	39	E	121 79 y	
11	1010	58	3a	F	122 7a z	
11	1011	59	3b	:	123 7b {	
11	1100	60	3c	<	124 7c [	
11	1101	61	3d	=	125 7d ]	
11	1110	62	3e	>	126 7e ^	
11	1111	63	3f	?	127 7f DEL	



- (1) opcode[31:26] = 0
- (2) opcode[31:26] = 17<sub>hex</sub> (11<sub>hex</sub>); if fmt[25:21] = 16<sub>hex</sub> (10<sub>hex</sub>) f = s (single); if fmt[25:21] = 17<sub>hex</sub> (11<sub>hex</sub>) f = d (double)

## IEEE 754 FLOATING-POINT STANDARD


$(-1)^s \times (1 + \text{Fraction}) \times 2^{(\text{Exponent} - \text{Bias})}$

where Single Precision Bias = 127,  
Double Precision Bias = 1023.


IEEE Single Precision and Double Precision Formats:



## DATA ALIGNMENT



## EXCEPTION CONTROL REGISTERS: CAUSE AND STATUS



BD = Branch Delay, UM = User Mode, EL = Exception Level, IE = Interrupt Enable

Number	Name	Cause of Exception	Number	Name	Cause of Exception
0	Int	Interrupt (hardware)	9	Bp	Breakpoint Exception
4	AdEL	Address Error Exception (load or instruction fetch)	10	RJ	Reserved Instruction Exception
5	AdES	Address Error Exception (store)	11	CpU	Compressor Unimplemented
6	IBE	Bus Error on Instruction Fetch	12	Ov	Arithmetic Overflow Exception
7	DBE	Bus Error on Load or Store	13	Tr	Trap
8	Sys	System Exception	15	FPE	Floating Point Exception

## SIZE PREFIXES (10^6 for Disk, Communication; 2^6 for Memory)

SIZE	FIX	PRE-FIX	FIX	PRE-FIX	SIZE	FIX	PRE-FIX
10 <sup>3</sup>	Kilo	10 <sup>15</sup>	Peta	10 <sup>18</sup>	milli	10 <sup>13</sup>	fermi
10 <sup>6</sup>	Mega	10 <sup>18</sup>	Exa	10 <sup>21</sup>	micro	10 <sup>10</sup>	atto
10 <sup>9</sup>	Giga	10 <sup>21</sup>	Zetta	10 <sup>24</sup>	nano	10 <sup>9</sup>	zepto
10 <sup>12</sup>	Tera	10 <sup>24</sup>	Yotta	10 <sup>27</sup>	pico	10 <sup>12</sup>	yocto

The symbol for each prefix is just its first letter, except μ is used for micro.